

SYMES

Appl. No. 09/960,728

February 22, 2005

AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (currently amended) Apparatus for processing data, said apparatus comprising:

- (i) a shifting circuit;
- (ii) a bit portion selecting and combining circuit; and
- (iii) an instruction decoder, responsive to an instruction to control said shifting circuit and said bit portion selecting and combining circuit, for performing an operation upon a data word Rn and a data word Rm, wherein said operation yields a value given an output data word Rd specified by: (a) selecting combining a first portion of bit length A of said data word Rn extending from one end of said data word Rn; (b) selecting and a second portion of bit length B of a shifted version of said data word Rm subject to an arithmetic right shift specified as a shift operand within said instruction; and (c) combining said first portion and said second portion to form respective different bit position portions of an said output data word Rd, said shifted version obtained by subjecting said data word Rm to an arithmetic right shift specified as a shift operand within said instruction.

2. (original) Apparatus as claimed in claim 1, wherein said first portion extends from a most significant bit end of said data word Rn.

3. (original) Apparatus as claimed in claim 1, wherein said first portion extends from a least significant bit end of said data word Rn.

SYMES

Appl. No. 09/960,728

February 22, 2005

4. (previously presented) Apparatus as claimed in claim 1, wherein said shift operand can specify a number of bit-positions representing an amount of arithmetic right shift to apply to said data word Rm.
5. (original) Apparatus as claimed in claim 1, wherein said first portion and said second portion abut within said output data word Rd.
6. (original) Apparatus as claimed in claim 5, wherein said output data word has a bit length of C and $C = A + B$.
7. (original) Apparatus as claimed in claim 6, wherein $A = B$.
8. (original) Apparatus as claimed in claim 1, wherein $A = 16$.
9. (original) Apparatus as claimed in claim 1, wherein $B = 16$.
10. (original) Apparatus as claimed in claim 1, wherein said instruction is a single-instruction-multiple-data instruction.
11. (original) Apparatus as claimed in claim 1, wherein said instruction combines a data value pack operation with a shift operation.

SYMES

Appl. No. 09/960,728

February 22, 2005

12. (original) Apparatus as claimed in claim 1, wherein said shifting circuit is upstream of said selecting and combining circuit in a data path of said apparatus.

13. (original) Apparatus as claimed in claim 12, wherein said selecting and combining circuit is disposed in parallel to an arithmetic circuit within said data path.

14. (currently amended) A method of data processing, said method comprising the steps of decoding and executing an instruction by performing an operation upon a data word Rn and a data word Rm that yields a value given by an output data word Rd specified by combining—(i) —selecting a first portion of bit length A of said data word Rn extending from one end of said data word Rn; (ii) selecting and a second portion of bit length B of a shifted version of said data word Rm subject to an arithmetic right shift specified as a shift operand within said instruction; and

(iii) —combining said first portion and said second portion to form respective different bit position portions of an said output data word Rd, said shifted version obtained by subjecting said data word Rm to an arithmetic right shift specified as a shift operand within said instruction.

15. (currently amended) A computer program provided on a computer-readable medium, said a computer program for controlling a computer to perform decoding and executing of an instruction by performing an operation on a data word Rn abd a data word Rm that yields an output data word Rd specified by the steps of decoding and executing an instruction that yields a value given by:

SYMES

Appl. No. 09/960,728

February 22, 2005

(i) ~~selecting~~ combining a first portion of bit length A of said data word R_n extending from one end of said data word R_n;

(ii) ~~selecting and~~ a second portion of bit length B of a shifted version of said data word R_m subject to an arithmetic right shift specified as a shift operand within said instruction;
and

(iii) ~~combining said first portion and said second portion to form respective different bit position portions of an~~ said output data word R_d, said shifted version obtained by subjecting said data word R_m to an arithmetic right shift specified as a shift operand within said instruction.